ASIC/FPGA High Level Synthesis Solution from NEC

CyberWorkBench joins Aldec’s Verification Ecosystem

Satyam Jani, Product Manager Software Division
Like(2)  Comments  (0)

Aldec (tried to) quietly introduce our new friends from NEC Japan for the first time at DAC this year. They joined us in our booth in Austin and were soon the life of the party as many people were eager to learn about CyberWorkbench’s C-based integrated environment.

 

Aldec now has a distributor agreement in place with NEC, so we can proudly announce today that CyberWorkBench®, NEC’s well-established High Level Synthesis solution, is now featured in Aldec’s verification ecosystem. Here’s an excerpt from today’s press release:

 

“Aldec has been a trusted name in the EDA industry for 30 years. Combining high level synthesis technology from NEC with Aldec’s verification ecosystem provides designers a full solution for SoC design and validation.” said Kazutoshi Wakabayashi, Senior Expert, Embedded System Solutions Business Center and Green Platform Research Laboratories, NEC.

 

While traditional hardware design involves RTL development and debugging, the increase in the complexity of today’s designs render the traditional approach too time consuming and error prone. Where the entire focus of designing hardware is shifted from traditional RTL method to a higher abstraction level, development time and cost savings can be significant.

 

You can view the rest of this press release in the Aldec Newsroom.

 

For more on CyberWorkBench, visit www.aldec.com/products/cyberworkbench or check out these resources:

Upcoming Webinar: CyberWorkBench: C-based High Level Synthesis and Verification – Sept. 12

Satyam manages Aldec’s leading FPGA design entry and simulation tool – Active-HDL. He received his B.S. in Electronics Engineering from Sardar Patel University, India in 2003 and M.S in Electrical Engineering from NJIT, New Jersey in 2005.  His practical engineering experience includes areas in Solid state electronics, Digital Designing and functional verification. He has worked in wide range of engineering positions that include FPGA Design Engineer, Applications Engineer and Product Manager.

Comments

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.