RMM Rule Library (VHDL and Verilog)

Category : Design Rule Checking

Dual-language rule library automates the methodology for effective design reuse and verification. It is based on the industry-proven manual from Synopsys Inc. and Mentor Graphics Corp.