SystemVerilog IEEE 1800™ (2005, 2009 and 2012) - VerificationCategory : Supported StandardsSystemVerilog IEEE 1800 - 2012 (Verification) - Partial Support Riviera-PRO supports SystemVerilog (IEEE Std. 1800™-2012) in three areas: hardware description extensions, assertions and advanced verification. The latter, known as the Verification portion of the standard includes constructs such as random constraints, coverage groups, UVM, to enable self-checking and coverage driven testbench design.
