Aldec Premium Rule Library (VHDL and Verilog)Category : Design Rule CheckingDual-language rule library driven by customer requests. It expands Aldec Basic library with more complex rules (such as design partitioning, FSM checks) and complements any other library.
