What is the default clock module configuration?

Solution

Basic PLL configuration will be supported by default. Basic configuration means that all PLLs and clock buffers will be set to deliver clocks to FPGA0-2 chip globals.