What parameters should be set while programming JTAG chains?
Solution
The default Xilinx JTAG interface settings (suggested by Xilinx tools) should be used for proper FPGA chip configuration.
Aldec, Inc.
Corporate Headquarters
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
https://www.aldec.com
©2025 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1570