Using Plots for HDL Debugging A Powerful Alternative to Traditional Waveforms Mariusz Grabowski, FPGA Design and Verification Engineer Like(1) Comments (0) The most commonly used approach to analyzing objects in an HDL design is based on well-known digital waveforms available with any commercial simulator today. Such a time domain representation of data with respect to time, allows verifying many parameters of a designed digital system, but it may not be efficient for applications such as image processing, digital filter design, embedded system design, and many others. With the release of Riviera-PRO 2013.02, Aldec introduced the Plot window, a new solution for a graph-based analysis of HDL objects and correlations between them. The Plot window enables efficient visualization of large data sets, as well as the ability to visualize and analyze relations between any objects within your design with no additional programming required. To learn more about practical applications for Plot, see a related whitepaper, Using Plots for HDL Debugging as a Powerful Alternative to Traditional Waveforms. Tags:VHDL,Verilog,SystemVerilog,Riviera-PRO