SystemVerilog IEEE 1800™ (2005, 2009, 2012, 2017 and 2023) - 検証

Category : 標準サポート

Active-HDLは、SystemVerilog IEEE Std 1800™-2005、IEEE Std 1800™-2009、IEEE Std 1800™-2012、IEEE Std 1800™-2017、およびIEEE Std 1800™-2023をハードウェア記述の拡張、アサーションおよび高度な検証の3分野でサポートしています。この規格の検証部分には、ランダム制約、カバレッジグループ、UVMなどの構成要素が含まれており、セルフチェックとカバレッジドリブンテストベンチ設計を可能にします。

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.